

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/708,371	02/26/2004	YI-JEN CHAN	11955-US-PA	2370	
31561	7590 11/14/2005		EXAM	INER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			NGUYEN, LINH V		
7'FLOOR-1, ROOSEVEL'	NO. 100 ΓROAD, SECTION 2		ART UNIT	ART UNIT PAPER NUMBER	
TAIPEI, 10	TAIPEI, 100		2819		
TAIWAN			DATE MAILED: 11/14/200:	DATE MAILED: 11/14/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/708,371	CHAN ET AL.	m		
Office Action Summary	Examiner	Art Unit			
	Linh V. Nguyen	2819			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence add	iress		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period we failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be time vill apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	N. nely filed the mailing date of this cor D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 14 Se	Responsive to communication(s) filed on <u>14 September 2005</u> .				
2a) This action is FINAL . 2b) ⊠ This	action is non-final.				
3) Since this application is in condition for allowan	ice except for formal matters, pro	secution as to the	merits is		
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.			
Disposition of Claims					
 4) Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-15 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or 					
Application Papers					
9)☐ The specification is objected to by the Examiner 10)☒ The drawing(s) filed on 26 February 2004 is/are Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correction 11)☐ The oath or declaration is objected to by the Examiner	: a)⊠ accepted or b)□ objected drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFF	R 1.121(d).		
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau * See the attached detailed Office action for a list of 	have been received. have been received in Application ty documents have been received (PCT Rule 17.2(a)).	on No d in this National S	Stage		
Attachment(s) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Date 5) Notice of Informal Pa	te	152)		

Art Unit: 2819

DETAILED ACTION

1. This office action is in response to communication filed on 9/14/05. Claims 1 - 15 are pending on this application.

Response to Arguments

2. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1 15 are rejected under 35 U.S.C. 102(e) as being anticipated by Eo et al. Pub. No.: US 2004/0232989.

Regarding claim 1, Fig. 3 of Eo et al. discloses a power amplifier with an active bias circuit (130, 140), comprising: a power amplifier transistor (150) with a gate (gate of 150) connected to a gate bias voltage (output of 140); and an active bias circuit (130,140) connected to an input power terminal (RF In) and the gate of the power

Application/Control Number: 10/708,371

Art Unit: 2819

amplifier transistor (gate of 150) for receiving an input power from the input power terminal (RF In) and outputting the gate bias voltage (output of 140), to the gate wherein the gate bias voltage (gate of 150) is increased corresponding to an increase (Fig. 5) of the input power (RF In).

Regarding claim 2, wherein a curve of an increase of the gate bias voltage versus the input power is a linear curve (Fig. 5 from –8 to 2 of Pin).

Regarding claim 3, wherein a curve of an increase of the gate bias voltage versus the input power is a non-linear curve (Fig. 5 from 2 to 8 of Pin)

Regarding claim 4, wherein the power amplifier transistor and the active bias circuit is manufactured by a system on chip process (paragraph 0019).

Regarding claim 5, wherein the active bias circuit comprises a diode (T1 discloses a transistor diode) and a resistor (R6, R7..).

Regarding claim 6, wherein an equivalent resistance of the diode in the active bias circuit varies in correspondence with the input power (this is an inherent characteristic of diode transistor T1, because the output of T1 varies according to RF input power see paragraph 0037, therefore the equivalent resistance of T1 must be varies according to the RF In).

Regarding claim 7, Fig. 3 of Eo et al. discloses an integrated circuit for a power amplifier with an active bias circuit (130, 140), comprising: a power output device (RF In); a power amplifier transistor (150) with a gate (Gate of 150) connected to a gate bias voltage (output of 140); an active bias circuit (130, 140) connected to the power output device (RF In) and the gate of the power amplifier transistor (gate of 150) for receiving

Application/Control Number: 10/708,371

Art Unit: 2819

an input power (RF in) from the power output device (RF In) and providing a gate bias voltage (output of 140) to the gate (gate of 150), wherein the gate bias voltage (gate of 150) is increased corresponding to an increase (Fig. 5) of the input power (RF In); and a power input device (120) connected to an output terminal of the power amplifier transistor (150) for receiving an amplified output power from the power amplifier transistor (150).

Regarding claim 8, wherein a curve of an increase of the gate bias voltage versus the input power is a linear curve (Fig. 5 from –8 to 2 of Pin).

Regarding claim 9, wherein a curve of an increase of the gate bias voltage versus the input power is a non-linear curve (Fig. 5 from 2 to 8 of Pin).

Regarding claim 10, wherein the power amplifier transistor and the active bias circuit is manufactured by a system on chip process (paragraph 0019).

Regarding claim 11, wherein the active bias circuit (130, 140 comprises a diode (T1 is a transistor diode) and a resistor (R6, R7).

Regarding claim 12, wherein the equivalent resistance of the diode in the active bias circuit varies in correspondence with the input power (this is an inherent characteristic of diode transistor T1, because the output of T1 varies according to RF input power see paragraph 0037, therefore the equivalent resistance of T1 must be varies according to the RF In).

Regarding claim 13, Fig. 5 of Eo et al. discloses method for generating a gate bias voltage (output of 140) of a power amplifier transistor (150) corresponding to an input power (RF In), comprising: providing an input power (RF In); and outputting a

Art Unit: 2819

gate bias voltage (output of 140) corresponding to the input power (RF In), wherein the gate bias voltage is increased corresponding to an increase of the input power (Fig. 5).

Regarding claim 14, wherein a curve of an increase of the gate bias voltage versus the input power is a linear curve (Fig. 5 from –8 to 2 of Pin).

Regarding claim 15, wherein a curve of an increase of the gate bias voltage versus the input power is a non-linear curve (Fig. 5 from 2 to 8 of Pin).

Prior Art

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Contact Information

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Rexford Barnie can be reached at (571) 272-7492. The fax phone numbers for the organization where this application or proceeding is assigned are (571-273-8300) for regular communications and (571-273-8300) for After Final communications.

11/9/05

Linh Van Nguyen

Art Unit 2819